Files
LTSpiceXVII/examples/jigs/3225.asc
Joseph Hopfmüller 1d8dca1c6c initial commit
2023-01-23 08:17:09 +01:00

56 lines
1.4 KiB
Plaintext

Version 4
SHEET 1 1068 704
WIRE 112 0 -16 0
WIRE 240 0 112 0
WIRE -16 16 -16 0
WIRE 240 16 240 0
WIRE 112 80 112 0
WIRE 128 80 112 80
WIRE 400 80 352 80
WIRE 400 96 400 80
WIRE -16 112 -16 96
WIRE 400 176 400 160
WIRE 400 176 352 176
WIRE 128 272 112 272
WIRE 400 272 352 272
WIRE 400 288 400 272
WIRE 32 368 16 368
WIRE 128 368 112 368
WIRE 400 368 400 352
WIRE 400 368 352 368
WIRE 400 384 400 368
WIRE 240 448 240 432
WIRE 400 464 400 448
FLAG 240 448 0
FLAG -16 112 0
FLAG 400 464 0
FLAG 16 368 0
FLAG 112 272 0
FLAG -16 0 IN
FLAG 400 272 OUT
FLAG 400 368 Cx
SYMBOL PowerProducts\\LTC3225 240 224 R0
SYMATTR InstName U1
SYMBOL voltage -16 0 R0
SYMATTR InstName V1
SYMATTR Value 3.2
SYMBOL cap 384 96 R0
SYMATTR InstName C1
SYMATTR Value 1µ
SYMBOL cap 384 288 R0
WINDOW 3 28 51 Left 2
SYMATTR Value .1m
SYMATTR InstName C2
SYMBOL cap 384 384 R0
WINDOW 0 27 13 Left 2
WINDOW 3 25 55 Left 2
SYMATTR InstName C3
SYMATTR Value .1m
SYMBOL res 128 352 R90
WINDOW 0 0 56 VBottom 2
WINDOW 3 32 56 VTop 2
SYMATTR InstName R1
SYMATTR Value 12K
TEXT 544 384 Left 2 !.tran 1m startup\n.ic V(cx)=2 V(out)=3.5
TEXT -112 464 Left 2 ;Notes:\n \n1. To emulate the supercapacitor charging process within acceptable \ntime interval, the capcitance is scaled down from its real value.\n \n2. Load capcitor initial condion can be given to mimic the specific \nresidual voltage at the beginning of the charging.