44 lines
926 B
Plaintext
44 lines
926 B
Plaintext
Version 4
|
|
SHEET 1 880 680
|
|
WIRE 32 64 -64 64
|
|
WIRE 48 64 32 64
|
|
WIRE 336 64 304 64
|
|
WIRE -64 80 -64 64
|
|
WIRE 32 144 32 64
|
|
WIRE 48 144 32 144
|
|
WIRE 336 144 304 144
|
|
WIRE -64 176 -64 160
|
|
WIRE 320 224 304 224
|
|
WIRE 368 224 320 224
|
|
WIRE 480 224 368 224
|
|
WIRE 368 240 368 224
|
|
WIRE 480 240 480 224
|
|
WIRE 48 304 32 304
|
|
WIRE 320 304 320 224
|
|
WIRE 320 304 304 304
|
|
WIRE 368 336 368 304
|
|
WIRE 480 336 480 320
|
|
FLAG 368 336 0
|
|
FLAG 32 304 0
|
|
FLAG -64 176 0
|
|
FLAG 480 336 0
|
|
FLAG -64 64 IN
|
|
FLAG 480 224 OUT
|
|
SYMBOL ADP2503-2.8 176 176 R0
|
|
SYMATTR InstName U1
|
|
SYMBOL ind 320 48 R0
|
|
SYMATTR InstName L1
|
|
SYMATTR Value 1.5µ
|
|
SYMATTR SpiceLine Rser=80m
|
|
SYMBOL cap 352 240 R0
|
|
SYMATTR InstName C1
|
|
SYMATTR Value 18µ
|
|
SYMBOL voltage -64 64 R0
|
|
SYMATTR InstName V1
|
|
SYMATTR Value 3.3
|
|
SYMBOL res 464 224 R0
|
|
SYMATTR InstName Rload
|
|
SYMATTR Value 10
|
|
TEXT 400 400 Left 2 !.tran 400u startup
|
|
TEXT 184 0 Bottom 2 ;PSM and forced PWM modes are modelled\nClock Sync is not modelled
|