seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

127
examples/jigs/LTC7003.asc Normal file
View File

@@ -0,0 +1,127 @@
Version 4
SHEET 1 2608 1256
WIRE 816 -432 720 -432
WIRE 912 -432 816 -432
WIRE 928 -432 912 -432
WIRE 1040 -432 1008 -432
WIRE 1152 -432 1040 -432
WIRE 1344 -432 1248 -432
WIRE 1440 -432 1344 -432
WIRE 1536 -432 1440 -432
WIRE 1632 -432 1536 -432
WIRE 1744 -432 1632 -432
WIRE 720 -416 720 -432
WIRE 1632 -416 1632 -432
WIRE 1744 -416 1744 -432
WIRE 1536 -400 1536 -432
WIRE 2000 -400 1792 -400
WIRE 2112 -400 2080 -400
WIRE 912 -368 912 -432
WIRE 1040 -368 1040 -432
WIRE 1440 -368 1440 -432
WIRE 928 -352 912 -368
WIRE 1024 -352 1040 -368
WIRE 1232 -352 1232 -384
WIRE 1232 -352 1136 -352
WIRE 1808 -352 1792 -352
WIRE 928 -336 928 -352
WIRE 1024 -336 1024 -352
WIRE 1136 -336 1136 -352
WIRE 1232 -336 1232 -352
WIRE 1344 -336 1344 -432
WIRE 720 -320 720 -336
WIRE 1536 -304 1536 -336
WIRE 1632 -304 1632 -336
WIRE 1744 -304 1744 -336
WIRE 816 -256 816 -432
WIRE 864 -256 816 -256
WIRE 1440 -240 1440 -304
WIRE 1440 -240 1376 -240
WIRE 816 -192 816 -256
WIRE 864 -192 816 -192
WIRE 1424 -144 1376 -144
WIRE 1472 -144 1424 -144
WIRE 1552 -144 1536 -144
WIRE 1424 -128 1424 -144
WIRE 864 -112 832 -112
WIRE 1424 -32 1424 -48
WIRE 1424 -32 1376 -32
WIRE 784 48 768 48
WIRE 864 48 848 48
WIRE 1248 128 1248 112
WIRE 1120 144 1120 112
WIRE 976 176 976 112
WIRE 1248 224 1248 208
WIRE 976 288 976 256
FLAG 720 -320 0
FLAG 976 288 0
FLAG 1536 -304 0
FLAG 1632 -304 0
FLAG 720 -432 IN
FLAG 1744 -432 OUT
FLAG 1120 144 0
FLAG 1248 224 0
FLAG 768 48 0
FLAG 1552 -144 0
FLAG 1744 -304 0
FLAG 1808 -352 0
FLAG 2112 -400 0
FLAG 832 -112 0
SYMBOL voltage 720 -432 R0
SYMATTR InstName V1
SYMATTR Value 36
SYMBOL voltage 976 160 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 13 100 Left 2
SYMATTR Value PULSE(0 3.3 50m 10n 10n 50m 100m 1)
SYMATTR InstName V2
SYMBOL nmos 1152 -384 R270
WINDOW 0 51 48 VTop 2
WINDOW 3 -10 73 VLeft 2
SYMATTR InstName M1
SYMATTR Value BSC265N10LSF
SYMBOL cap 1520 -400 R0
WINDOW 3 36 47 Left 2
SYMATTR Value 1<>
SYMATTR SpiceLine Rser=7m
SYMATTR InstName C1
SYMBOL res 1616 -432 R0
SYMATTR InstName R1
SYMATTR Value 13.5
SYMBOL cap 1424 -368 R0
SYMATTR InstName C2
SYMATTR Value .1<EFBFBD>
SYMBOL res 1232 112 R0
SYMATTR InstName R2
SYMATTR Value 150K
SYMBOL res 1408 -144 R0
SYMATTR InstName R3
SYMATTR Value 100K
SYMBOL cap 848 32 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C3
SYMATTR Value 1n
SYMBOL res 912 -416 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R6
SYMATTR Value 5m
SYMBOL cap 1472 -128 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 0 32 VBottom 2
SYMATTR InstName C4
SYMATTR Value 1<>
SYMBOL voltage 1984 -400 R270
WINDOW 3 -32 56 VBottom 2
WINDOW 0 32 56 VTop 2
SYMATTR Value PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
SYMATTR InstName V4
SYMBOL sw 1744 -320 R180
WINDOW 0 -17 96 Right 2
WINDOW 3 -9 4 Right 2
SYMATTR InstName S1
SYMBOL LTC7003 1120 -112 R0
SYMATTR InstName U1
TEXT 1520 56 Left 2 !.tran 100m startup\n.model SW SW(Ron=100m Roff=1G Vt=0.5 Vh=-0.3)