initial commit

examples/jigs/LT8374.asc

@@ -0,0 +1,82 @@
+Version 4
+SHEET 1 1540 804
+WIRE -48 -96 -208 -96
+WIRE -16 -96 -48 -96
+WIRE 448 -96 400 -96
+WIRE -208 -80 -208 -96
+WIRE -48 0 -48 -96
+WIRE -16 0 -48 0
+WIRE 448 0 448 -32
+WIRE 448 0 400 0
+WIRE 512 0 448 0
+WIRE 656 0 592 0
+WIRE 720 0 656 0
+WIRE 800 0 720 0
+WIRE -208 16 -208 0
+WIRE 720 16 720 0
+WIRE -128 96 -144 96
+WIRE -16 96 -64 96
+WIRE 512 96 400 96
+WIRE 656 96 656 0
+WIRE 656 96 592 96
+WIRE 720 96 720 80
+WIRE 800 192 800 0
+WIRE 800 192 400 192
+WIRE 800 208 800 192
+WIRE 800 288 400 288
+WIRE 800 336 800 288
+WIRE -16 384 -32 384
+WIRE 800 416 800 400
+WIRE 192 480 192 464
+FLAG -208 16 0
+FLAG -32 384 0
+FLAG 192 480 0
+FLAG 720 96 0
+FLAG 800 416 0
+FLAG -208 -96 IN
+FLAG 800 0 OUT
+FLAG -144 96 0
+SYMBOL voltage -208 -96 R0
+WINDOW 123 0 0 Left 0
+WINDOW 39 0 0 Left 0
+SYMATTR InstName V1
+SYMATTR Value 48
+SYMBOL cap 432 -96 R0
+SYMATTR InstName C2
+SYMATTR Value 22n
+SYMBOL ind 496 16 R270
+WINDOW 0 32 56 VTop 2
+WINDOW 3 5 56 VBottom 2
+SYMATTR InstName L1
+SYMATTR Value 68<36>
+SYMATTR Value2 Rser=10m
+SYMATTR SpiceLine Rser=240m
+SYMBOL cap 704 16 R0
+SYMATTR InstName C3
+SYMATTR Value 2.2<EFBFBD>
+SYMATTR SpiceLine Rser=5m
+SYMBOL res 784 192 R0
+SYMATTR InstName R2
+SYMATTR Value 82m
+SYMBOL LED 784 336 R0
+WINDOW 123 43 68 Left 2
+WINDOW 3 79 37 Left 2
+SYMATTR Value2 n=12
+SYMATTR Value XP-G3
+SYMATTR InstName D1
+SYMATTR Description Diode
+SYMATTR Type diode
+SYMBOL res 496 112 R270
+WINDOW 0 32 56 VTop 2
+WINDOW 3 0 56 VBottom 2
+SYMATTR InstName R1
+SYMATTR Value 733k
+SYMBOL cap -64 80 R90
+WINDOW 0 0 32 VBottom 2
+WINDOW 3 32 32 VTop 2
+SYMATTR InstName C1
+SYMATTR Value 2.2<EFBFBD>
+SYMBOL LT8374 192 96 R0
+SYMATTR InstName U1
+TEXT 536 496 Left 2 !.tran 2m startup
+TEXT 976 264 Left 2 !.MODEL XP-G3 D\n+ IS=2.256906516939e-020\n+ N=2.423363452597\n+ RS=0.1351156839844\n+ XTI=23.3518044905306\n+ EG=2.5000