seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

43
examples/jigs/ADG919.asc Normal file
View File

@@ -0,0 +1,43 @@
Version 4
SHEET 1 2844 1336
WIRE 816 -176 816 -192
WIRE 944 -128 912 -128
WIRE 528 -80 432 -80
WIRE 672 -80 608 -80
WIRE 720 -80 672 -80
WIRE 944 -32 912 -32
WIRE 720 16 464 16
WIRE 272 32 272 16
WIRE 464 96 464 16
WIRE 272 128 272 112
WIRE 816 144 816 112
WIRE 464 192 464 176
FLAG 272 128 0
FLAG 272 16 +V
FLAG 816 -192 +V
FLAG 816 144 0
FLAG 464 192 0
FLAG 432 -80 0
FLAG 944 -128 OUT1
FLAG 944 -32 OUT2
FLAG 672 -80 IN
SYMBOL voltage 272 16 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value {Vdd}
SYMBOL voltage 464 80 R0
WINDOW 123 24 138 Left 2
WINDOW 39 24 117 Left 2
SYMATTR InstName V2
SYMATTR Value PULSE({Vdd} 0 0 2n 2n 5u 10u)
SYMBOL voltage 624 -80 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 VTop 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V3
SYMATTR Value SINE({Vdd/2} 1 10Meg)
SYMBOL Switches\\ADG919 816 -64 R0
SYMATTR InstName U1
TEXT 928 184 Left 2 !.tran 30u\n.param Vdd=2.75