seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

44
examples/jigs/AD5772R.asc Normal file
View File

@@ -0,0 +1,44 @@
Version 4
SHEET 1 952 680
WIRE -240 -208 -240 -240
WIRE -240 -32 -240 -128
WIRE -528 112 -800 112
WIRE -368 112 -528 112
WIRE 64 112 0 112
WIRE 112 112 64 112
WIRE 112 144 112 112
WIRE -800 272 -800 112
WIRE 112 272 112 224
WIRE -304 288 -304 256
WIRE -176 352 -176 256
WIRE -800 384 -800 352
WIRE -176 464 -176 432
FLAG 64 112 iOUT
FLAG -800 384 0
FLAG -528 112 vDAC
FLAG -240 -240 0
FLAG -304 288 0
FLAG -176 464 0
FLAG 112 272 0
SYMBOL res 96 128 R0
SYMATTR InstName RLOAD
SYMATTR Value 1
SYMBOL voltage -800 256 R0
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName Vdac
SYMATTR Value PWL(0 0 10u 0 +10n 1.25 +100u 1.25 +10n 0.625)
SYMBOL voltage -240 -112 M180
WINDOW 0 24 96 Left 2
WINDOW 3 24 16 Left 2
SYMATTR InstName V1
SYMATTR Value 1.95
SYMBOL voltage -176 336 R0
SYMATTR InstName V2
SYMATTR Value -1.5
SYMBOL AD5772R -208 112 R0
SYMATTR InstName U1
SYMATTR SpiceLine Range=6
TEXT 48 392 Left 2 !.tran 350u
TEXT 416 -80 Left 2 ;Range isink_en Output range\n0 X 0 to 100mA\n1 X 0 to 50mA\n2 X 0 to 200mA\n3 X 0 to 150mA\n4 X 0 to 100mA\n5 X 0 to 50mA\n6 0 0 to 300mA\n 1 -60mA to 100mA\n7 0 0\n 1 -60mA to 0\n8 0 0 to 200mA\n 1 -60mA to 200mA\n9 0 0 to 100mA\n 1 -60mA to 100mA
TEXT -600 48 Left 2 ;0 to 1.25V