seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

118
examples/jigs/7000-1.asc Normal file
View File

@@ -0,0 +1,118 @@
Version 4
SHEET 1 2608 1256
WIRE 816 -448 720 -448
WIRE 912 -448 816 -448
WIRE 928 -448 912 -448
WIRE 1040 -448 1008 -448
WIRE 1152 -448 1040 -448
WIRE 1344 -448 1248 -448
WIRE 1440 -448 1344 -448
WIRE 1536 -448 1440 -448
WIRE 1664 -448 1536 -448
WIRE 1792 -448 1664 -448
WIRE 720 -432 720 -448
WIRE 1536 -432 1536 -448
WIRE 1664 -432 1664 -448
WIRE 1792 -432 1792 -448
WIRE 2048 -416 1840 -416
WIRE 2160 -416 2128 -416
WIRE 912 -400 912 -448
WIRE 1040 -400 1040 -448
WIRE 928 -384 912 -400
WIRE 1024 -384 1040 -400
WIRE 1856 -368 1840 -368
WIRE 1232 -352 1232 -400
WIRE 1232 -352 1136 -352
WIRE 1440 -352 1440 -448
WIRE 720 -336 720 -352
WIRE 928 -336 928 -384
WIRE 1024 -336 1024 -384
WIRE 1136 -336 1136 -352
WIRE 1232 -336 1232 -352
WIRE 1344 -336 1344 -448
WIRE 1536 -336 1536 -368
WIRE 1664 -336 1664 -352
WIRE 1792 -336 1792 -352
WIRE 816 -256 816 -448
WIRE 864 -256 816 -256
WIRE 1440 -240 1440 -288
WIRE 1440 -240 1376 -240
WIRE 1440 -144 1376 -144
WIRE 1488 -144 1440 -144
WIRE 1568 -144 1552 -144
WIRE 1440 -128 1440 -144
WIRE 1440 -32 1440 -48
WIRE 1440 -32 1376 -32
WIRE 784 48 768 48
WIRE 864 48 848 48
WIRE 976 128 976 112
WIRE 1120 128 1120 112
WIRE 976 224 976 208
FLAG 720 -336 0
FLAG 976 224 0
FLAG 1536 -336 0
FLAG 1664 -336 0
FLAG 720 -448 IN
FLAG 1792 -448 OUT
FLAG 1120 128 0
FLAG 768 48 0
FLAG 1568 -144 0
FLAG 1792 -336 0
FLAG 1856 -368 0
FLAG 2160 -416 0
SYMBOL voltage 720 -448 R0
SYMATTR InstName V1
SYMATTR Value 135
SYMBOL voltage 976 112 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 13 100 Left 2
SYMATTR Value PULSE(0 3.3 50m 10n 10n 50m 100m 1)
SYMATTR InstName V2
SYMBOL nmos 1152 -400 R270
WINDOW 0 50 46 VTop 2
WINDOW 3 -12 78 VLeft 2
SYMATTR InstName M1
SYMATTR Value BSC320N20NS3
SYMBOL cap 1520 -432 R0
WINDOW 3 39 36 Left 2
WINDOW 39 20 65 Left 2
SYMATTR Value 1<>
SYMATTR SpiceLine Rser=7m
SYMATTR InstName C1
SYMBOL res 1648 -448 R0
SYMATTR InstName R1
SYMATTR Value 13.5
SYMBOL cap 1424 -352 R0
SYMATTR InstName C2
SYMATTR Value 0.1<EFBFBD>
SYMBOL res 1424 -144 R0
SYMATTR InstName R3
SYMATTR Value 100K
SYMBOL cap 848 32 R90
WINDOW 0 0 32 VBottom 2
WINDOW 3 32 32 VTop 2
SYMATTR InstName C3
SYMATTR Value 1n
SYMBOL res 912 -432 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 0 56 VBottom 2
SYMATTR InstName R6
SYMATTR Value 5m
SYMBOL cap 1488 -128 R270
WINDOW 0 32 32 VTop 2
WINDOW 3 0 32 VBottom 2
SYMATTR InstName C4
SYMATTR Value 1<>
SYMBOL voltage 2032 -416 R270
WINDOW 3 -32 56 VBottom 2
WINDOW 0 32 56 VTop 2
SYMATTR Value PWL(0 0 60m 0 +1u 1 +10m 1 +1u 0)
SYMATTR InstName V4
SYMBOL sw 1792 -336 R180
WINDOW 0 -17 96 Right 2
WINDOW 3 -16 15 Right 2
SYMATTR InstName S1
SYMBOL LTC7000-1 1120 -112 R0
SYMATTR InstName U1
TEXT 1512 128 Left 2 !.tran 100m startup\n.model SW SW(Ron=100m Roff=1G Vt=0.5 Vh=-0.3)