seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

42
examples/jigs/6657-1.25.asc Normal file
View File

@@ -0,0 +1,42 @@
Version 4
SHEET 1 1652 680
WIRE 224 96 -176 96
WIRE 288 96 224 96
WIRE 320 96 288 96
WIRE 672 96 608 96
WIRE 768 96 672 96
WIRE -176 112 -176 96
WIRE 224 112 224 96
WIRE 672 112 672 96
WIRE 768 112 768 96
WIRE 224 192 224 176
WIRE -176 208 -176 192
WIRE 288 208 288 96
WIRE 320 208 288 208
WIRE 672 208 672 176
WIRE 768 208 768 192
WIRE 464 288 464 256
FLAG 672 208 0
FLAG 464 288 0
FLAG -176 208 0
FLAG 768 96 OUT
FLAG 768 208 0
FLAG 224 192 0
FLAG -176 96 IN
SYMBOL cap 656 112 R0
SYMATTR InstName C1
SYMATTR Value 1<>
SYMBOL voltage -176 96 R0
WINDOW 123 0 0 Left 2
WINDOW 39 24 124 Left 2
SYMATTR InstName V1
SYMATTR Value PWL(0 0 3m 3 7m 3 10m 0)
SYMBOL res 752 96 R0
SYMATTR InstName R1
SYMATTR Value 250
SYMBOL cap 208 112 R0
SYMATTR InstName C2
SYMATTR Value .1<EFBFBD>
SYMBOL LT6657-1.25 464 128 R0
SYMATTR InstName U1
TEXT 672 360 Left 2 !.tran 10m