initial commit
This commit is contained in:
48
examples/jigs/3529.asc
Normal file
48
examples/jigs/3529.asc
Normal file
@@ -0,0 +1,48 @@
|
||||
Version 4
|
||||
SHEET 1 1664 1456
|
||||
WIRE -48 64 -128 64
|
||||
WIRE 64 64 -48 64
|
||||
WIRE 96 64 64 64
|
||||
WIRE 192 64 176 64
|
||||
WIRE -128 80 -128 64
|
||||
WIRE 64 112 64 64
|
||||
WIRE 192 112 192 64
|
||||
WIRE -128 176 -128 160
|
||||
WIRE 336 192 272 192
|
||||
WIRE 416 192 336 192
|
||||
WIRE 416 208 416 192
|
||||
WIRE 336 224 336 192
|
||||
WIRE -48 304 -48 64
|
||||
WIRE -16 304 -48 304
|
||||
WIRE 336 304 336 288
|
||||
WIRE 416 304 416 288
|
||||
WIRE 64 400 64 384
|
||||
WIRE 192 400 192 384
|
||||
FLAG -128 176 0
|
||||
FLAG 64 400 0
|
||||
FLAG 336 304 0
|
||||
FLAG 416 304 0
|
||||
FLAG 192 400 0
|
||||
FLAG 416 192 OUT
|
||||
FLAG -128 64 IN
|
||||
SYMBOL ind 80 80 R270
|
||||
WINDOW 0 32 56 VTop 2
|
||||
WINDOW 3 5 56 VBottom 2
|
||||
SYMATTR InstName L1
|
||||
SYMATTR Value 4.7<EFBFBD>
|
||||
SYMATTR SpiceLine Rpar=5K
|
||||
SYMBOL voltage -128 64 R0
|
||||
WINDOW 0 20 15 Left 2
|
||||
WINDOW 3 25 97 Left 2
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value 3.6
|
||||
SYMBOL cap 320 224 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value 10<31>
|
||||
SYMATTR SpiceLine Rser=1m
|
||||
SYMBOL res 400 192 R0
|
||||
SYMATTR InstName Rload
|
||||
SYMATTR Value 10
|
||||
SYMBOL PowerProducts\\LTC3529 128 240 R0
|
||||
SYMATTR InstName U1
|
||||
TEXT 320 368 Left 2 !.tran 750u startup
|
||||
Reference in New Issue
Block a user