seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

58
examples/jigs/3015.asc Normal file
View File

@@ -0,0 +1,58 @@
Version 4
SHEET 1 1200 680
WIRE 64 128 -80 128
WIRE 80 128 64 128
WIRE 432 128 368 128
WIRE 544 128 432 128
WIRE 640 128 544 128
WIRE -80 144 -80 128
WIRE 432 144 432 128
WIRE 544 144 544 128
WIRE 640 144 640 128
WIRE 848 160 688 160
WIRE 944 160 928 160
WIRE -80 240 -80 224
WIRE 64 240 64 128
WIRE 80 240 64 240
WIRE 432 240 432 224
WIRE 432 240 368 240
WIRE 544 240 544 208
WIRE 640 240 640 224
WIRE 432 256 432 240
WIRE 224 320 224 304
WIRE 432 352 432 336
FLAG 432 352 0
FLAG 224 320 0
FLAG -80 240 0
FLAG 544 240 0
FLAG 640 240 0
FLAG -80 128 IN
FLAG 640 128 OUT
FLAG 688 208 0
FLAG 944 160 0
SYMBOL PowerProducts\\LT3015 224 192 R0
SYMATTR InstName U1
SYMBOL res 416 128 R0
SYMATTR InstName R1
SYMATTR Value 10.5K
SYMBOL res 416 240 R0
SYMATTR InstName R2
SYMATTR Value 3.4K
SYMBOL voltage -80 128 R0
SYMATTR InstName V1
SYMATTR Value -10
SYMBOL cap 528 144 R0
SYMATTR InstName C1
SYMATTR Value 10<31>
SYMATTR SpiceLine Rser=.1
SYMBOL sw 640 240 R180
WINDOW 0 -19 98 Right 2
WINDOW 3 -21 1 Right 2
SYMATTR InstName S1
SYMATTR Value LOAD
SYMBOL voltage 832 160 R270
WINDOW 0 32 56 VTop 2
WINDOW 3 -32 56 VBottom 2
SYMATTR InstName V2
SYMATTR Value PULSE(0 1 50u 1u 1u 75u)
TEXT 480 376 Left 2 !.tran 250u\n.model LOAD SW(Ron=3.3 Roff=33 Vt=.5 Vh=-.4)