initial commit

examples/jigs/1844-SD.asc

@@ -0,0 +1,45 @@
+Version 4
+SHEET 1 1940 1316
+WIRE 64 80 -80 80
+WIRE 80 80 64 80
+WIRE 416 80 368 80
+WIRE 560 80 416 80
+WIRE -80 96 -80 80
+WIRE 560 96 560 80
+WIRE 416 112 416 80
+WIRE -80 192 -80 176
+WIRE 560 192 560 176
+WIRE 64 240 64 80
+WIRE 80 240 64 240
+WIRE 416 240 416 192
+WIRE 416 240 368 240
+WIRE 416 256 416 240
+WIRE 224 304 224 288
+WIRE 416 352 416 336
+FLAG 224 304 0
+FLAG 416 352 0
+FLAG -80 192 0
+FLAG 560 192 0
+FLAG 560 80 OUT
+FLAG -80 80 IN
+SYMBOL res 400 240 R0
+SYMATTR InstName R1
+SYMATTR Value 100K
+SYMBOL res 400 96 R0
+SYMATTR InstName R2
+SYMATTR Value 164K
+SYMBOL voltage -80 80 R0
+SYMATTR InstName V1
+SYMATTR Value 5
+SYMBOL current 560 96 R0
+WINDOW 123 0 0 Left 2
+WINDOW 39 19 82 Left 2
+WINDOW 3 39 36 Left 2
+SYMATTR SpiceLine load
+SYMATTR Value {iload}
+SYMATTR InstName I1
+SYMBOL LTC1844-SD 224 160 R0
+SYMATTR InstName U1
+TEXT 744 120 Left 2 !.dc v1 5 2 10m
+TEXT 744 208 Left 2 !.measure DC vdrop WHEN V(out)=3.2\n.measure DC dropout param Vdrop-3.2
+TEXT 744 160 Left 2 !.step param iload list 1u 10m 25m 50m 75m 100m 125m 150m