initial commit
This commit is contained in:
36
examples/jigs/1761-SD.asc
Normal file
36
examples/jigs/1761-SD.asc
Normal file
@@ -0,0 +1,36 @@
|
||||
Version 4
|
||||
SHEET 1 880 680
|
||||
WIRE 0 48 -208 48
|
||||
WIRE 16 48 0 48
|
||||
WIRE 336 48 304 48
|
||||
WIRE 416 48 336 48
|
||||
WIRE 512 48 416 48
|
||||
WIRE -208 64 -208 48
|
||||
WIRE 416 64 416 48
|
||||
WIRE 512 64 512 48
|
||||
WIRE 0 144 0 48
|
||||
WIRE 16 144 0 144
|
||||
WIRE 336 144 336 48
|
||||
WIRE 336 144 304 144
|
||||
WIRE -208 160 -208 144
|
||||
WIRE 416 160 416 128
|
||||
WIRE 512 160 512 144
|
||||
WIRE 160 240 160 208
|
||||
FLAG -208 160 0
|
||||
FLAG 416 160 0
|
||||
FLAG 512 160 0
|
||||
FLAG 160 240 0
|
||||
FLAG 512 48 OUT
|
||||
FLAG -208 48 IN
|
||||
SYMBOL voltage -208 48 R0
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value PWL(0 0 1 10)
|
||||
SYMBOL cap 400 64 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value 10<31>
|
||||
SYMBOL res 496 48 R0
|
||||
SYMATTR InstName Rload
|
||||
SYMATTR Value 500
|
||||
SYMBOL PowerProducts\\LT1761-SD 160 96 R0
|
||||
SYMATTR InstName U1
|
||||
TEXT 368 232 Left 2 !.tran 1
|
||||
Reference in New Issue
Block a user