seppl/LTSpiceXVII
0
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

initial commit

Browse Source
This commit is contained in:
Joseph Hopfmüller
2023-01-23 08:17:09 +01:00
commit 1d8dca1c6c
11733 changed files with 1219458 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

40
examples/jigs/117H.asc Normal file
View File

@@ -0,0 +1,40 @@
Version 4
SHEET 1 1184 680
WIRE 64 128 -256 128
WIRE 368 128 320 128
WIRE 512 128 368 128
WIRE -256 144 -256 128
WIRE 512 144 512 128
WIRE 368 160 368 128
WIRE -256 240 -256 224
WIRE 512 240 512 224
WIRE 192 256 192 224
WIRE 368 256 368 240
WIRE 368 256 192 256
WIRE 368 288 368 256
WIRE 368 384 368 368
WIRE 368 464 368 448
FLAG -256 240 0
FLAG 512 240 0
FLAG 368 464 0
FLAG -256 128 IN
FLAG 512 128 OUT
SYMBOL voltage -256 128 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value SINE(10 100m 100K)
SYMBOL res 352 144 R0
SYMATTR InstName R1
SYMATTR Value 121
SYMBOL res 352 272 R0
SYMATTR InstName R2
SYMATTR Value 121
SYMBOL res 496 128 R0
SYMATTR InstName Rload
SYMATTR Value 10
SYMBOL References\\LT1009 368 416 R0
SYMATTR InstName U2
SYMBOL RH117H 192 128 R0
SYMATTR InstName U1
TEXT 496 336 Left 2 !.tran 50u\n.options plotwinsize=0