initial commit
This commit is contained in:
54
examples/jigs/1173-12.asc
Normal file
54
examples/jigs/1173-12.asc
Normal file
@@ -0,0 +1,54 @@
|
||||
Version 4
|
||||
SHEET 1 2528 1408
|
||||
WIRE 1472 912 1328 912
|
||||
WIRE 1600 912 1472 912
|
||||
WIRE 1632 912 1600 912
|
||||
WIRE 1728 912 1712 912
|
||||
WIRE 1776 912 1728 912
|
||||
WIRE 1888 912 1840 912
|
||||
WIRE 1968 912 1888 912
|
||||
WIRE 1328 928 1328 912
|
||||
WIRE 1968 928 1968 912
|
||||
WIRE 1472 960 1472 912
|
||||
WIRE 1600 960 1600 912
|
||||
WIRE 1328 1024 1328 1008
|
||||
WIRE 1968 1024 1968 1008
|
||||
WIRE 1728 1040 1728 912
|
||||
WIRE 1728 1040 1664 1040
|
||||
WIRE 1888 1104 1888 912
|
||||
WIRE 1888 1104 1664 1104
|
||||
WIRE 1888 1120 1888 1104
|
||||
WIRE 1680 1168 1664 1168
|
||||
WIRE 1888 1200 1888 1184
|
||||
WIRE 1536 1264 1536 1248
|
||||
FLAG 1536 1264 0
|
||||
FLAG 1680 1168 0
|
||||
FLAG 1968 1024 0
|
||||
FLAG 1888 1200 0
|
||||
FLAG 1328 1024 0
|
||||
FLAG 1968 912 OUT
|
||||
FLAG 1328 912 IN
|
||||
SYMBOL IND 1616 928 R270
|
||||
WINDOW 0 32 56 VTop 2
|
||||
WINDOW 3 5 56 VBottom 2
|
||||
SYMATTR InstName L1
|
||||
SYMATTR Value 100<30>
|
||||
SYMATTR SpiceLine Rser=0.02 Rpar=5000
|
||||
SYMBOL schottky 1776 928 R270
|
||||
WINDOW 0 32 32 VTop 2
|
||||
WINDOW 3 0 32 VBottom 2
|
||||
SYMATTR InstName D1
|
||||
SYMATTR Value MBRS140
|
||||
SYMBOL POLCAP 1872 1120 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value 100<30>
|
||||
SYMATTR SpiceLine Rser=0.02
|
||||
SYMBOL VOLTAGE 1328 912 R0
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value 5
|
||||
SYMBOL PowerProducts\\LT1173-12 1536 1104 R0
|
||||
SYMATTR InstName U1
|
||||
SYMBOL res 1952 912 R0
|
||||
SYMATTR InstName Rload
|
||||
SYMATTR Value 120
|
||||
TEXT 1736 1256 Left 2 !.tran 5m startup
|
||||
Reference in New Issue
Block a user