initial commit
This commit is contained in:
52
examples/jigs/1109-12.asc
Normal file
52
examples/jigs/1109-12.asc
Normal file
@@ -0,0 +1,52 @@
|
||||
Version 4
|
||||
SHEET 1 2376 1416
|
||||
WIRE 1520 944 1328 944
|
||||
WIRE 1584 944 1520 944
|
||||
WIRE 1696 944 1664 944
|
||||
WIRE 1728 944 1696 944
|
||||
WIRE 1840 944 1792 944
|
||||
WIRE 1888 944 1840 944
|
||||
WIRE 1328 960 1328 944
|
||||
WIRE 1888 960 1888 944
|
||||
WIRE 1520 1008 1520 944
|
||||
WIRE 1328 1056 1328 1040
|
||||
WIRE 1888 1056 1888 1040
|
||||
WIRE 1696 1072 1696 944
|
||||
WIRE 1696 1072 1648 1072
|
||||
WIRE 1392 1104 1376 1104
|
||||
WIRE 1840 1136 1840 944
|
||||
WIRE 1840 1136 1648 1136
|
||||
WIRE 1840 1152 1840 1136
|
||||
WIRE 1840 1232 1840 1216
|
||||
WIRE 1520 1248 1520 1200
|
||||
FLAG 1888 944 OUT
|
||||
FLAG 1840 1232 0
|
||||
FLAG 1888 1056 0
|
||||
FLAG 1328 1056 0
|
||||
FLAG 1520 1248 0
|
||||
FLAG 1328 944 IN
|
||||
SYMBOL VOLTAGE 1328 944 R0
|
||||
SYMATTR InstName V1
|
||||
SYMATTR Value 5
|
||||
SYMATTR SpiceLine Rser=0.1
|
||||
SYMBOL POLCAP 1824 1152 R0
|
||||
SYMATTR InstName C1
|
||||
SYMATTR Value 22<32>
|
||||
SYMATTR SpiceLine Rser=0.02
|
||||
SYMBOL schottky 1728 960 R270
|
||||
WINDOW 0 32 32 VTop 2
|
||||
WINDOW 3 0 32 VBottom 2
|
||||
SYMATTR InstName D1
|
||||
SYMATTR Value MBRS140
|
||||
SYMBOL IND 1568 960 R270
|
||||
WINDOW 0 32 56 VTop 2
|
||||
WINDOW 3 5 56 VBottom 2
|
||||
SYMATTR InstName L1
|
||||
SYMATTR Value 33<33>
|
||||
SYMATTR SpiceLine Rser=0.02 Rpar=5000
|
||||
SYMBOL PowerProducts\\LT1109-12 1520 1088 R0
|
||||
SYMATTR InstName U1
|
||||
SYMBOL res 1872 944 R0
|
||||
SYMATTR InstName Rload
|
||||
SYMATTR Value 200
|
||||
TEXT 1608 1272 Left 2 !.tran 3m startup
|
||||
Reference in New Issue
Block a user